Bus Encoding Architecture for Low-Power Implementation of an AMBA-based SoC Platform

IEE Proceedings - Computers and Digital Techniques
doi 10.1049/ip-cdt:20020448
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

Irredundant Address Bus Encoding for Low Power

English

Universal Rotate Invert Bus Encoding for Low Power VLSI

International Journal of VLSI Design & Communication Systems
2012English

A Low Power SOC Architecture for the V2.0+EDR Bluetooth Using a Unified Verification Platform

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2010English

Multithreshold Voltage Technology for Low Power Bus Architecture

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2000English

Low Power Address Bus Encoding Using Loop Prediction

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

Implementation of AMBA Based AHB2APB Bridge

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2020English

On-Chip Bus Architecture Optimization for Multi-Core SoC Systems

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2007English

Power-Optimal Encoding for a DRAM Address Bus

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2002English

Low Power Adder Based Auditory Filter Architecture

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy