Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences - Japan
doi 10.1587/transfun.e92.a.436
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Subthreshold CMOS Logic Design Using Parallel Transistor Stacks

English

Performance Analysis of High Speed Domino CMOS Logic Circuits

International Journal of Computer Applications
2014English

Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.

English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Logic Testing of Bridging Faults in CMOS Integrated Circuits

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1998English

CMOS-based Carbon Nanotube Pass-Transistor Logic Integrated Circuits

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2012English

Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks

English

Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

2007English

Designing Faster CMOS Sub-Threshold Circuits Utilizing Channel Length Manipulation

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy