Low-Power Design of Adiabatic Dynamic CMOS Logic Using Parasitic Capacitance of 0.18μm Standard CMOS Model

doi 10.14257/astl.2017.145.28
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Science & Engineering Research Support soCiety

Related search

Integrated Design of Low-Power Adiabatic Dynamic CMOS Logic Using 0.18μm Standard CMOS Model for Circadian Rhythm OLED Illumination System

International Journal of Control and Automation
ControlSystems Engineering
2017English

Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic

International Journal of Research in Engineering and Technology
2014English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

A Programmable Electrochemical Biosensor Array in 0.18μm Standard CMOS

English

Low Power SAR-ADC in 0.18μm Mixed-Mode CMOS Process for Biomedical Applications

IOSR Journal of VLSI and Signal Processing
2013English

Low Power CMOS LNA and Mixer Design

IOSR Journal of Electronics and Communication Engineering
2012English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

CMOS Low Power Cell Library for Digital Design

International Journal of VLSI Design & Communication Systems
2013English

Subthreshold CMOS Logic Design Using Parallel Transistor Stacks

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy