Leakage Power Reduction by Using Sleep Switches in Domino Logic Circuit Design in DSM Technology

International Journal of Computer Applications
doi 10.5120/ijca2016910589
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

A New Technique for Leakage Power Reduction in CMOS Circuit by Using DSM

International Journal of Computer Applications
2017English

Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits

Advances in Radio Science
2005English

A Novel Leakage-Tolerant Domino Logic Circuit With Feedback From Footer Transistor in Ultra Deep Submicron CMOS

English

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

A Novel High-Performance Lekage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology

Circuits and Systems
2015English

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic EngineeringElectrical
2009English

High Performance Low Leakage Power Full Subtractor Circuit Design Using Rate Sensing Keeper

International Journal of Research in Engineering and Technology
2014English

Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
2013English

A High Speed and Leakage-Tolerant Domino Logic for High Fan-In Gates

2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy