Amanote Research
Register
Sign In
On the Optimization Power of Redundancy Addition and Removal Techniques for Sequential Circuits
doi 10.1109/iccad.2001.968603
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
E. San Millan
L. Entrena
J.A. Espejo
Publisher
IEEE
Related search
Power Estimation Methods for Sequential Logic Circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Power – Performance Optimization for Custom Digital Circuits
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Monte-Carlo Approach for Power Estimation in Sequential Circuits
Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse-Order Restoration and Test Relaxation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Memory, Area and Power Optimization of Digital Circuits
International Journal of Engineering Research and
Dynamic Rule Based Interfirewall Optimization Using Redundancy Removal Algorithm
International Journal of Computer Applications
A Survey of Power Estimation Techniques in VLSI Circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Solving Optimization Problems When Designing Power Supply Circuits
E3S Web of Conferences
Earth
Energy
Planetary Sciences
Environmental Science
New Optimization Techniques for Power System Generation Scheduling
