Amanote Research
Register
Sign In
A Survey of Power Estimation Techniques in VLSI Circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- United States
doi 10.1109/92.335013
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Electronic Engineering
Electrical
Architecture
Software
Date
December 1, 1994
Authors
F.N. Najm
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
High-Level Area and Power Estimation for VLSI Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits
Active and Passive Electronic Components
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Estimating Power Dissipation in VLSI Circuits
IEEE Circuits and Devices Magazine
Estimation of Peak Power Dissipation in VLSI Circuits Using the Limiting Distributions of Extreme Order Statistics
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Adiabatic Logic Circuits for Low Power VLSI Applications
International Journal of Science and Research (IJSR)
CMOS VLSI Design of Low Power Comparator Logic Circuits
Asian Journal of Scientific Research
Multidisciplinary
Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design
International Journal of Computer Applications
A Survey of Software Test Estimation Techniques
Journal of Software Engineering and Applications
An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits
International Journal of Computer Applications
