Amanote Research
Register
Sign In
Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- United States
doi 10.1109/92.820762
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Electronic Engineering
Electrical
Architecture
Software
Date
February 1, 2000
Authors
A. Krstic
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits
Active and Passive Electronic Components
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits
Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits
Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients
Proceedings - Design Automation Conference
Control
Systems Engineering
Electronic Engineering
Simulation
Hardware
Computer Science Applications
Electrical
Architecture
Modeling
Leakage Current in Deep-Submicron Cmos Circuits
Journal of Circuits, Systems and Computers
Hardware
Electronic Engineering
Electrical
Architecture
Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits
International Journal of Computer Applications
My-Box Representation for Faulty CMOS Circuits
IEE Proceedings G Circuits, Devices and Systems
A High-Speed CMOS Current Op Amp for Very Low Supply Voltage Operation
