Comparator as Ip Block for Dual-Slope Adc in Integrated Circuits

Dynamics of Systems, Mechanisms and Machines
doi 10.25206/2310-9793-2017-5-4-194-199
Full Text
Abstract

Available in full text

Date
Authors
Publisher

FSB EIHE Omsk State Technical University

Related search

Algebraic Modeling of New Enhanced Linearity Threshold Comparator Based Flash ADC

IOSR Journal of VLSI and Signal Processing
2014English

An 11-Bit Single-Ended SAR ADC With an Inverter-Based Comparator for Design Automation

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2016English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Photonic Integrated Circuits

Photonics Russia
2017English

Computer-Aided Design for Integrated Circuits

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
1968English

Power Aware IP Block Mapping Schemes for Interconnect Networks

International Journal of Control and Automation
ControlSystems Engineering
2017English

Test Flow Selection for Stacked Integrated Circuits

Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic EngineeringElectrical
2019English

Diamond-Integrated Optomechanical Circuits

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2013English

Capacitances Extraction for Multilayer Conductor Interconnect in Integrated Circuits

WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS
2020English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy