Investigation of a Novel Common Subexpression Elimination Method for Low Power and Area Efficient DCT Architecture

The Scientific World Journal - Egypt
doi 10.1155/2014/620868
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

A Novel Scan Architecture for Power-Efficient, Rapid Test

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2002English

Design of Adaptive Communication Channel Buffers for Low-Power Area-Efficient Network-On-Chip Architecture

2007English

Power and Area Efficient Radix-8 Booth Multiplier for 2-D DWT Architecture

International Journal of Intelligent Engineering and Systems
EngineeringComputer Science
2019English

Performance Analysis of High Efficient and Low Power Architecture for Fuzzy Based Image Fusion

American Journal of Applied Sciences
Multidisciplinary
2014English

Double-Tree Scan: A Novel Low-Power Scan-Path Architecture

English

A Novel Low Power Adder-Subtractor Using Efficient XOR Gates

Journal of Applied Sciences
2014English

Reconfigurable and Versatile Bilrc Architecture Design With an Area and Power Efficient Technique

International Journal of Research in Engineering and Technology
2014English

Novel Approaches to Low Leakage and Area Efficient VLSI Design

2012English

Power Efficient and Secure IPV6 Robust Header Compression Technique for Low Power Wireless Personal Area Networks

International Journal of Computer Applications
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy