Amanote Research
Register
Sign In
Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits
doi 10.1109/lpe.2002.1029605
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
A. Abdollahi
F. Fallah
Publisher
ACM
Related search
An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits
International Journal of Computer Applications
Design Techniques for Gate-Leakage Reduction in CMOS Circuits
Leakage Current in Deep-Submicron Cmos Circuits
Journal of Circuits, Systems and Computers
Hardware
Electronic Engineering
Electrical
Architecture
Impact of Gate Induced Drain Leakage on Overall Leakage of Submicrometer CMOS VLSI Circuits
IEEE Transactions on Semiconductor Manufacturing
Electronic Engineering
Industrial
Condensed Matter Physics
Manufacturing Engineering
Optical
Electrical
Magnetic Materials
Electronic
A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits
Transient Time Slot (TTS) Based Run Time Leakage Reduction Method for Low Power VLSI Circuits
IOSR Journal of VLSI and Signal Processing
Failure Analysis Using IDD Current Leakage and Photo Localization for Gate Oxide Defect of CMOS VLSI
Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits
Analysis and Optimization of Static Power Considering Transition Dependency of Leakage Current in VLSI Circuits
