Transient Time Slot (TTS) Based Run Time Leakage Reduction Method for Low Power VLSI Circuits

IOSR Journal of VLSI and Signal Processing
doi 10.9790/4200-0341526
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals

Related search

Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
2013English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits

English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

A Memory Aware Behavioral Synthesis Tool for Real-Time VLSI Circuits

2004English

A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits

Active and Passive Electronic Components
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2000English

Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques

Journal of Engineering Research
Engineering
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy