Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by A.C.-H. Wu
A Timing-Driven Soft-Macro Placement and Resynthesis Method in Interaction With Chip Floorplanning
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Related publications
Optimality and Stability Study of Timing-Driven Placement Algorithms
Fast Timing-Driven Partitioning-Based Placement for Island Style FPGAs
Multilevel Large-Scale Modules Floorplanning/Placement With Improved Neighborhood Exchange in Simulated Annealing
TCG-based Multi-Bend Bus Driven Floorplanning
Interconnect-Driven Floorplanning by Searching Alternative Packings
Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning
Timing Macro-Modeling of IP Blocks With Crosstalk
Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning
On-Chip Timing Measurement Architecture With Femtosecond Resolution
Electronics Letters
Electronic Engineering
Electrical