Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by A.Madhu Babu
Evaluation of High Speed and Low Memory Parallel Prefix Adders
IOSR Journal of Electrical and Electronics Engineering
Related publications
Design of Parallel Prefix Adders Using FPGAs
IOSR journal of VLSI and Signal Processing
Design and Implementation of Parallel Prefix Adders Using FPGAs
IOSR Journal of Electronics and Communication Engineering
Comparative Analysis of High Speed Carry Skip Adders
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
A New Taxonomy for Reconfigurable Prefix Adders
Low Power High Speed Ternary Content Addressable Memory
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Low-Power High-Speed Threshold Logic and Its Application to the Design of Novel Carry Lookahead Adders
A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction
Computer Journal
Computer Science
High-Speed, Parallel DNA Sequence Assembly
Science-Business eXchange
FPGA Implementation of a High Speed Multiplier Employing Carry Lookahead Adders in Reduction Phase
International Journal of Computer Applications
