Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Byung-Do Yang
Low-Power Charge-Sharing ROM Using Dummy Bit Lines
Electronics Letters
Electronic Engineering
Electrical
Related publications
Design of Low Power 8-Bit Shift Register Using PFF
International Journal of Emerging Engineering Research and Technology
Power and Area Efficient Sub-Threshold 6T SRAM With Horizontal Local Bit-Lines and Bit-Interleaving
A 6-Bit 2gs/S Low Power Flash ADC
International Journal of Engineering and Technology
Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology
International Journal of Engineering Research and
A 3-Bit 10-MSps Low Power CMOS Flash ADC
Communications on Applied Electronics
Design of Low Power High Performance 32 Bit Alu Using Different Adders in 45nm Technology
International Journal of Advance Engineering and Research Development
A Novel Power Analysis Attack Resilient Adiabatic Logic Without Charge Sharing
Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes
ACM SIGARCH Computer Architecture News
Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes
