Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Férid Gharsalli
Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design
Related publications
SAGE: An Automatic Analyzing System for a New High-Performance SoC Architecture––processor-In-Memory
Journal of Systems Architecture
Hardware
Architecture
Software
Design of a Multiprocessor High-Bandwidth Communication Gateway Based on a Protocol Processor Pool Architecture
PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing
An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling
Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture
Transactions of the Society of Instrument and Control Engineers
Design and Implementation of 1-D and 2-D Mixed Architecture FFT Processor in Heterogeneous Multi-Core SoC Based on FPGA
International Journal of Control and Automation
Control
Systems Engineering
ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding
Emerging Non-Volatile Memory Technologies Exploration Flow for Processor Architecture
A Binary Adaptable Window SoC Architecture for a Stereo Vision Based Depth Field Processor
