Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Girish D. Korde
Design of Asynchronous Viterbi Decoder Using Pipeline Architecture
International Journal for Research in Applied Science and Engineering Technology
Related publications
An Efficient Low Power Viterbi Decoder Design Using T-Algorithm
International Journal of Computer Applications
The Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science
Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine
International Journal of Computer Applications
Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL
IOSR Journal of Electronics and Communication Engineering
High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation
International Journal of Computing Algorithm
Design of Soft VITERBI Algorithm Decoder Enhanced With Non-Transmittable Codewords for Storage Media
International Journal of Computer Science, Engineering and Applications
The Architecture Development and Design Considerations of a High- Speed, Single Chip, CMOS Convolutional Decoder Based on a Modification of the Viterbi Algorithm.
Architecture of an Asynchronous FPGA for Handshake-Component-Based Design
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Implementation of RS Encoder and RS Decoder Using UHD Architecture
International Journal of Computer Applications
