Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by K. Rahul Reddy
Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique
SSRN Electronic Journal
Related publications
Enhanced Self Checking Carry Select Adder Using Dynamic Logic Based Full Adder
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology
International Journal for Research in Applied Science and Engineering Technology
Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique
International Journal of Computer Applications
Sleepy- Gate Diffusion Input (S-Gdi) — Ultra Low Power Technique for Digital Design
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Design and Implementation of Kogge Stone Adder Using CMOS and GDI Design: VLSI Based
International Journal of Engineering and Advanced Technology
Engineering
Computer Science Applications
Environmental Engineering
Optimized CMOS Design of Full Adder Using 45nm Technology
International Journal of Computer Applications
Performance Analysis of Full Adder Circuit Using Improved Feed Through Logic
International Journal of Computer Applications
Low Power Wallace and Dadda Multiplier Based on CLRCL Full Adder
IJARCCE
Low Power Circuit for Brent-Kung Adder Based on Adiabatic Logic
International Journal of Advances in Signal and Image Sciences
