Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Naina Joshi
Comparitive Analysis of Power Optimization Using Mtcmos, Transistor Sizing & Combined Technique on 180nm Technology
IOSR journal of VLSI and Signal Processing
Related publications
Performance Analysis of N-Type Gated Diode Three-Transistor DRAM in 180nm Technology
HELIX
Gate Level Transistor Sizing by Nonlinear Optimization.
Low Power Folding and Interpolating Analog to Digital Converter Using 180nm Technology
International Journal of Advance Engineering and Research Development
Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks
Investigation of Fast Switched CMOS Inverter Using 180nm VLSI Technology
International Journal of Computer Applications
Minimize Power Loss Using Particle Swarm Optimization Technique
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY
Transistor Sizing for Radiation Hardening
Gate Sizing for Constrained Delay/Power/Area Optimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits
VLSI Design
Electronic Engineering
Computer Graphics
Hardware
Electrical
Architecture
Computer-Aided Design
