Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Razaidi Hussin
Speed and Area Analysis on Hierarchy Multiplier
EPJ Web of Conferences
Astronomy
Physics
Related publications
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
International Journal of Engineering Research and Applications
Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier
International Journal of Electrical, Electronics and Computers
A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified Gdi Cells for Low Power and Area Constraints
ICTACT Journal on Microelectronics
High Speed 32-Bit Vedic Multiplier for DSP Applications
International Journal of Computer Applications
A High Speed Modulo (2n − 2p + 1) Multiplier Design
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Implementation of 24 Bit High Speed Floating Point Vedic Multiplier
International Journal of Advance Engineering and Research Development
Design of an Optimized High Speed Multiplier Using Vedic Mathematics
Contemporary Engineering Sciences
Materials Science
Mutagenesis
Computer Networks
Fluid Flow
Communications
Engineering
Health
Transfer Processes
Toxicology
Social Sciences
Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier
International Journal of MC Square Scientific Research
Power and Area Efficient Radix-8 Booth Multiplier for 2-D DWT Architecture
International Journal of Intelligent Engineering and Systems
Engineering
Computer Science
