Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Wen-Wen Hsieh
A Bus Architecture for Crosstalk Elimination in High Performance Processor Design
Related publications
A Novel Architecture for a High Performance Data Flow Digital Signal Processor.
SAGE: An Automatic Analyzing System for a New High-Performance SoC Architecture––processor-In-Memory
Journal of Systems Architecture
Hardware
Architecture
Software
The Design and Evaluation of a Common Bus Memory Access Processor.
Design of a Multiprocessor High-Bandwidth Communication Gateway Based on a Protocol Processor Pool Architecture
A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design
International Journal of Embedded and Real-Time Communication Systems
Computer Science
High Performance Systolic Array Core Architecture Design for DNA Sequencer
MATEC Web of Conferences
Materials Science
Engineering
Chemistry
A Scheduling Algorithm for Asymmetric Processor Architecture
International Journal of Computer Applications
Bus Encoder for Crosstalk Avoidance in RLC Modeled Interconnects
International Journal of VLSI Design & Communication Systems
A System-Level Design Method for Cognitive Radio on a Reconfigurable Multi-Processor Architecture
