Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Yuanzhong Wan
Design and Optizimation of Fast Adder Circuits Using Mixed CMOS Logic Styles
Related publications
CMOS VLSI Design of Low Power Comparator Logic Circuits
Asian Journal of Scientific Research
Multidisciplinary
Optimized CMOS Design of Full Adder Using 45nm Technology
International Journal of Computer Applications
CMOS Mixed-Signal Circuits Design on a Digital Array Using Minimum Transistors
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Design and Analysis of Carry Look Ahead Adder Using CMOS Technique
IOSR Journal of Electronics and Communication Engineering
Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Design and Implementation of Kogge Stone Adder Using CMOS and GDI Design: VLSI Based
International Journal of Engineering and Advanced Technology
Engineering
Computer Science Applications
Environmental Engineering
Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
The Development of an Innovative Adder Design Evaluated Using Programmable Logic.
Subthreshold CMOS Logic Design Using Parallel Transistor Stacks
