Fault Characterization and Testability Analysis of Emitter Coupled Logic and Comparison With CMOS & BiCMOS Circuits

VLSI Design - United States
doi 10.1155/1994/70696
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

Performance Analysis of High Speed Domino CMOS Logic Circuits

International Journal of Computer Applications
2014English

Testability Analysis Considerations of Digital Circuits.

English

Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2009English

Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.

English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Logic Testing of Bridging Faults in CMOS Integrated Circuits

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1998English

Design and Optizimation of Fast Adder Circuits Using Mixed CMOS Logic Styles

English

Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits

English

CMOS-based Carbon Nanotube Pass-Transistor Logic Integrated Circuits

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy