Amanote Research
Register
Sign In
A Method for I/O Pins Partitioning Targeting 3D VLSI Circuits
doi 10.1007/978-0-387-74909-9_15
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Renato Hentschke
Sandro Sawicki
Marcelo Johann
Ricardo Reis
Publisher
Springer US
Related search
3d-Via Driven Partitioning for 3D VLSI Integrated Circuits
CLEI Electronic Journal
A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits
Active and Passive Electronic Components
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Adiabatic Logic Circuits for Low Power VLSI Applications
International Journal of Science and Research (IJSR)
Parallel Algorithms for Inductance Extraction of VLSI Circuits
Transient Time Slot (TTS) Based Run Time Leakage Reduction Method for Low Power VLSI Circuits
IOSR Journal of VLSI and Signal Processing
Estimating Power Dissipation in VLSI Circuits
IEEE Circuits and Devices Magazine
A Memory Aware Behavioral Synthesis Tool for Real-Time VLSI Circuits
High-Level Area and Power Estimation for VLSI Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Reliability-Driven CAD System for Deep-Submicron VLSI Circuits
