Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by B. J. Singh
Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology
CVR Journal of Science & Technology
Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology
CVR Journal of Science & Technology
Related publications
Optimized CMOS Design of Full Adder Using 45nm Technology
International Journal of Computer Applications
Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology
International Journal for Research in Applied Science and Engineering Technology
Area Efficient SR Flip-Flop Designed Using 90nm CMOS Technology
International Journal of Advanced Technology and Engineering Exploration
Comparative Analysis of Low Power 10T and 14T Full Adder Using Double Gate MOSFET at 45nm Technology
International Journal of Computer Applications
A Low Power, High Speed 18-Transitor True Single-Phase Clocking D Flip- Flop Design in 90nm Cmos Technology
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
A Glitch-Free Novel DET-FF in 22 Nm CMOS for Low-Power Application
Journal of Nanotechnology
Materials Science
Systematic Analysis on Power Consumption in Conventional Cmos, Multiplexer Based and Hybrid Adder
IOSR Journal of Electronics and Communication Engineering
Design a 10-Bit 100MHz Pipelined ADC Using RB-OTA in 90nm CMOS Technology
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
