Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Issa Qiqieh
Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression
Related publications
An 180 MHz 16 Bit Multiplier Using Asynchronous Logic Design Techniques
An Energy-Efficient 32-Bit Multiplier Architecture in 90-Nm CMOS
4-Bit Multiplier Design Using CMOS Gates in Electric VLSI
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity
Gyancity Journal of Engineering and Technology
Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique
Circuits and Systems
Design of Pulse Detectors and Unsigned Sequential Multiplier Using Reversible Logic
International Journal of Computer Applications
Energy-Efficient Digital Design Through Inexact and Approximate Arithmetic Circuits
Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier
International Journal of MC Square Scientific Research
Energy Efficient Wireless Sensor Networks Using Fuzzy Logic
