Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by K. Lakshmi Narayana
Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine
International Journal of Computer Applications
Related publications
An Efficient Low Power Viterbi Decoder Design Using T-Algorithm
International Journal of Computer Applications
High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation
International Journal of Computing Algorithm
Design of Asynchronous Viterbi Decoder Using Pipeline Architecture
International Journal for Research in Applied Science and Engineering Technology
Low Power Mix Logic Design Using Line Decoder: A Review
International Journal of Trend in Scientific Research and Development
The Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science
Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL
IOSR Journal of Electronics and Communication Engineering
H.264 Decoder Design Using Verilog (With Simulation Results)
International Journal of Computer Applications
A Fast Variable-Length Decoder Using Plane Separation
IEEE Transactions on Circuits and Systems for Video Technology
Electronic Engineering
Media Technology
Electrical
