Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Seung-Il Cho
Low-Power Design of Adiabatic Dynamic CMOS Logic Using Parasitic Capacitance of 0.18μm Standard CMOS Model
Related publications
Integrated Design of Low-Power Adiabatic Dynamic CMOS Logic Using 0.18μm Standard CMOS Model for Circadian Rhythm OLED Illumination System
International Journal of Control and Automation
Control
Systems Engineering
Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic
International Journal of Research in Engineering and Technology
CMOS VLSI Design of Low Power Comparator Logic Circuits
Asian Journal of Scientific Research
Multidisciplinary
A Programmable Electrochemical Biosensor Array in 0.18μm Standard CMOS
Low Power SAR-ADC in 0.18μm Mixed-Mode CMOS Process for Biomedical Applications
IOSR Journal of VLSI and Signal Processing
Low Power CMOS LNA and Mixer Design
IOSR Journal of Electronics and Communication Engineering
Design a Low Power Half-Subtractor Using .90µm CMOS Technology
IOSR journal of VLSI and Signal Processing
CMOS Low Power Cell Library for Digital Design
International Journal of VLSI Design & Communication Systems
Subthreshold CMOS Logic Design Using Parallel Transistor Stacks