Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Sukneet Basuta
Power and Area Efficient Sub-Threshold 6T SRAM With Horizontal Local Bit-Lines and Bit-Interleaving
Related publications
Low Power and High Speed 13T SRAM Cell With Bit-Interleaving Capability
International Journal of Computer Applications
Stability Analysis of Sub-Threshold 6T SRAM Cell at 45 Nm for IoT Application
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique
International Journal of Computer Applications
Low-Power Charge-Sharing ROM Using Dummy Bit Lines
Electronics Letters
Electronic Engineering
Electrical
Increasing Static Noise Margin of Single-Bit-Line SRAM by Lowering Bit-Line Voltage During Reading
Design of Low Power SRAM Using Hierarchical Divided Bit-Line Approach in 180-Nm Technology
International Journal of Engineering Research and
Bit by Bit
Against the Grain
Design and Analysis of a Novel Ultra-Low Power SRAM Bit-Cell at 45nm CMOS Technology for Bio-Medical Implants
International Journal of Computer Applications
Delay Efficient 128-Bit Ladner-Fischer Adder
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development
