Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Youxiong Zhao
VLSI Implementation of a 2/3 Viterbi Decoder and Noise Effects in Digital ICs
Related publications
Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL
IOSR Journal of Electronics and Communication Engineering
The Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science
Design of Asynchronous Viterbi Decoder Using Pipeline Architecture
International Journal for Research in Applied Science and Engineering Technology
Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine
International Journal of Computer Applications
A Tiling-Scheme Viterbi Decoder in Software Defined Radio for GPUs
Implementation of Iterative Decoding Algorithms on Digital VLSI Platforms
An Efficient Low Power Viterbi Decoder Design Using T-Algorithm
International Journal of Computer Applications
Digital VLSI Implementation of Piecewise-Affine Controllers Based on Lattice Approach
IEEE Transactions on Control Systems Technology
Control
Systems Engineering
Electrical
Electronic Engineering
High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation
International Journal of Computing Algorithm
