Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Marjan Karkooti
VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes
Related publications
High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder
A Flexible LDPC/Turbo Decoder Architecture
Journal of Signal Processing Systems
Control
Systems Engineering
Information Systems
Signal Processing
Simulation
Hardware
Architecture
Modeling
Theoretical Computer Science
LDPC Decoder Architecture for DVB-S2 and DVB-S2X Standards
LDPC Encoder and Decoder Architecture for Coding 3-Bit Message Vector
International Journal of Security and its Applications
Computer Science
Low-Complexity High-Throughput Decoding Architecture for Convolutional Codes
Eurasip Journal on Wireless Communications and Networking
Computer Networks
Computer Science Applications
Signal Processing
Communications
VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax
A Parallel-Layered Belief-Propagation Decoder for Non-Layered LDPC Codes
Journal of Communications
Electronic Engineering
Electrical
Design of High-Rate LDPC Codes Based on Matroid Theory
IEEE Communications Letters
Electronic Engineering
Simulation
Computer Science Applications
Electrical
Modeling
Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder
