Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Sewan Heo
Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits
Related publications
Design Techniques for Gate-Leakage Reduction in CMOS Circuits
Leakage Current in Deep-Submicron Cmos Circuits
Journal of Circuits, Systems and Computers
Hardware
Electronic Engineering
Electrical
Architecture
Impact of Gate Induced Drain Leakage on Overall Leakage of Submicrometer CMOS VLSI Circuits
IEEE Transactions on Semiconductor Manufacturing
Electronic Engineering
Industrial
Condensed Matter Physics
Manufacturing Engineering
Optical
Electrical
Magnetic Materials
Electronic
Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits
A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits
Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
Modelling and Optimization of Subthreshold Leakage Current in Low-Power, Silicon-Based, Complementary Metal Oxide Semiconductor (Cmos) Devices
International Journal of Engineering Applied Sciences and Technology
Failure Analysis Using IDD Current Leakage and Photo Localization for Gate Oxide Defect of CMOS VLSI
Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques
Journal of Engineering Research
Engineering
